



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



CENTER HOLE FOR A HEATSINK ON THE ARRAY
 ARRAY IS SOCKETED
 USE ARIES 25-0513-10 CUT TO 14-PIN STRIPS



NOTE: DEFAULT CONFIGURATION IS UNITY GAIN
 REPLACE WITH *NOTED VALUES TO TRANSLATE
 0V76 TO 4V56 TO FULL SCALE
 OTHERWISE CALCULATE REQUIRED VALUES


THIS CIRCUIT WAS DESIGNED FOR USE WITH THE FOLLOWING MODELS
 G9201-256S
 G9202-512S
 G9203-256S
 G9204-512S
 WHICH ARE IN THE 28-PIN METAL PACKAGE AND
 HAVE 1-STAGE TE COOLING. IF USING A 2-STAGE
 TE-COOLED PART IN THE G92XX FAMILY, CHANGE
 THE VLIM AND ILIM OF THE TEC CONTROLLER
 ACCORDING TO THE DATASHEET, SCHEMATIC NOTES,
 AND UG-951.

VIDEO OUTPUT RANGE IS 0.76V TO 4.5V HERE.
 ADD ADDITIONAL FILTERING HERE OR
 AT THE OUTPUT OF BUFFER AMPLIFIERS



	SCHEMATIC		
	HW TYPE : Customer Evaluation - Z Product(s): ADN8835 : ADAQ7980		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_048645	REV B	
PTD ENGINEER S. HUNT	SIZE D	SCALE 1:1	SHEET 2 OF 6


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	HW TYPE : Customer Evaluation - Z Product(s) : ADN8835 : ADAQ7980		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_048645	REV B
	PTD ENGINEER S. HUNT	SIZE D	SCALE 1:1
		SHEET 3 OF 6	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


USE 9VDC, 2 AMP ADAPTOR (500MA IS OKAY IF THERE IS NO TEC)
CENTRE POSITIVE





POWER GOOD INDICATOR LEADS



POS5VD



POS7VA














SYNC/MODE SELECTOR:
DEFAULT: FLOATING - PULSE-SKIP MODE
TIE TO GROUND FOR BURST MODE
USE VOLTAGE DIVIDER OF 2V9 TO 4V2 FOR SPREAD-SPECTRUM
TO SYNC WITH TEC CONTROLLER, CONNECT TO BAR_TEC_SD AND DRIVE WITH CLOCK

SCHEMATIC			
		HW TYPE : Customer Evaluation - Z Product(s) : ADN8835 : ADAQ7980	
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_048645	REV B	
PTD ENGINEER S. HUNT	SIZE D	SCALE 1:1	SHEET 4 OF 6

TEC CURRENT AND VOLTAGE LIMIT

PLEASE CHECK THAT LIMITS ARE APPROPRIATE BEFORE USE.
SEE ANALOG DEVICES UG-951 FOR RECOMMENDED RESISTOR VALUES IF CHANGING MAX TEC CURRENT OR VOLTAGE

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



- ABILITY TO SET THE TEMPERATURE PROGRAMMATICALLY IN THE TEC
- ABILITY TO MEASURE THE TEMPERATURE WITH AN ADC
- ABILITY TO MEASURE THE HOT TEMPERATURE WITH AN ADC (ANOTHER THERMISTOR)
- ABILITY TO TURN OFF THE CHIP!

ANALOG DEVICES		SCHEMATIC			
HW TYPE : Customer Evaluation - Z		DRAWING NO. 02_048645		REV B	
Product(s) : ADN8835 : ADAQ7980		DESIGN VIEW <DESIGN_VIEW>		SIZE D	
PTD ENGINEER S. HUNT		SCALE 1:1		SHEET 5 OF 6	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

FMC-LPC CONNECTOR

D

D

C


C

B

B

A

A



EPEPROM REQUIRED IN VITA STANDARD
I2C LINE PULL-UP RESISTORS ON FPGA BOARD
I2C ADDRESS SET TO CONTROLLER BOARD

IF EVAL BOARD DOES NOT USE JTAG TDI AND TDO THEN THEY MUST
BE SHORTED TOGETHER (AS SHOWN) SO AS NOT TO BREAK JTAG CHAIN

NOTE: PROVISIONS TO USE THIS
PIN FOR SYNC BY DRIVING WITH
~2MHZ CLOCK. SEE NOTES ON PG4
AND PG5 AND DATASHEETS

	SCHEMATIC		
	HW TYPE : Customer Evaluation - Z Product(s) : ADN8835 : ADAQ7980		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_048645	REV B	
PTD ENGINEER S. HUNT	SIZE D	SCALE 1:1	SHEET 6 OF 6